NXP USA Inc.荷兰

Silicon N-channel enhancement mode vertical D-MOS transistor encapsulated in a 4-lead, SOT121 flange package, with a ceramic cap. All leads are isolated from the flange. A marking code, showing gate-source voltage(VGS)information is provided for matched pair applications. Refer to the General section of Data Handbook SC19a for further information.

查看国产替代问 AI FAE

全部替代型号

查看完整报告

技术参数

该型号暂未提供技术参数。

技术资料

该型号暂未收录资料。