The SN74LVC595A-Q1 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear ( SRCLR) input, a serial (SER) input, and a serial output for cascading. When the output-enable ( OE) input is high, all outputs except QH′ are in the high-impedance state.
全部替代型号
查看完整报告技术参数
| 环境与封装 | |
|---|---|
| Operating temperature range (°C) | to |
| 其他 | |
| Rating | Automotive |