Si5384A Network Synchronizer Clock for SyncE, SONET/SDH/PDH, and IEEE 1588
全部替代型号
查看完整报告技术参数
| 交流 / 直流特性 | |
|---|---|
| Input Frequency Max (MHz) | 750 |
| Input Frequency Min (MHz) | 0.000001 |
| Line Impedance Match | 0 |
| Loop Bandwidth Max (MHz) | 0.001 |
| Loop Bandwidth Min (MHz) | 0.004 |
| Output Frequency Max | 718.5 |
| Output Frequency Min | 0.000001 |
| 环境与封装 | |
| Package Size (mm) | 8x8 |
| Package Type | LGA56 |
| Temperature Range Max (°C) | 85 |
| Temperature Range Min (°C) | -40 |
| 其他 | |
| 4G/LTE Wireless Clocks | false |
| 56G SerDes | false |
| Clock Generators | false |
| Control | I2C |
| Description | 1-PLL Network Sync Clock |
| DSPLLs | 0 |
| Embedded Xtal | false |
| Intel x86 Clocks | false |
| Jitter Attenuating Clocks | true |
| Jitter Recommended Range (fs) | < |
| Number of Outputs | 7 |
| OPN | Si5384A-D00100-GM |
| Ouput Format(s) | CML; HCSL; LVCMOS; LVDS; LVPECL |
| Output Bin | 5 - 9 |
| Output Format Categories | Differential; Single-Ended |
| PCI Express | false |
| Phase Jitter (ps RMS) | 0.15 |
| Real Time Clock | false |
| Reference Inputs | 5 |
| Spread Spectrum | false |
| Supported for New Designs | No |
| Synchronous Ethernet/1588 | true |
| VDDO (V) | 1.8; 2.5; 3.3 |
| VDD (V) | 1.8 3.3V |