6.1. Pinning

6.1. Pinning

Nexperia USA Inc.Netherlands

74HC595

Shift RegistersSO16

SHIFT REG 8BIT SER-IN PAR-OUT 3-STATE 2-6V

8-bit serial-in/serial or parallel-out shift register with storage register and 3-state outputs, operating voltage 2.0V to 6.0V, available in SO16, TSSOP16 packages, with ESD protection and wide temperature range.Checked against the datasheet

See alternativesAsk AI FAEDatasheet PDF

All alternatives

View full report

Technical parameters

Datasheet-verified parameters

20 items
ParameterValue and test conditionsSource
PackageSO16, TSSOP16, DHVQFN16, DHXQFN16
Operating temperature-40 °C to +125 °C
GradeNon-automotive qualified
Recommended supply voltageMin 2.0 V, Typ 5.0 V, Max 6.0 V
Absolute maximum supply voltageMin -0.5 V, Max +7 V
Recommended ambient temperatureMin -40 °C, Typ +25 °C, Max +125 °C
Storage temperatureMin -65 °C, Max +150 °C
Total power dissipationMax 500 mW (SOT109-1, SOT403-1, SOT763-1); Max 250 mW (SOT8016-1)
Input clamping currentMax ±20 mA
Output clamping currentMax ±20 mA
Output current (Q7S)Max ±25 mA
Output current (Qn)Max ±35 mA
Supply currentMax 70 mA
HIGH-level input voltage (VCC=2.0V)Min 1.5 V, Typ 1.2 V
LOW-level input voltage (VCC=2.0V)Typ 0.8 V, Max 0.5 V
HIGH-level output voltage (VCC=2.0V, IO=-20uA)Min 1.9 V, Typ 2.0 V
Shift out frequencyTyp 100 MHz
Latch-up performanceExceeds 100 mA per JESD 78 Class II Level B
ESD protection (HBM)Exceeds 2000 V (ANSI/ESDA/JEDEC JS-001 class 2)
ESD protection (CDM)Exceeds 1000 V (ANSI/ESDA/JEDEC JS-002 class C3)
All parameters (4)ExpandCollapse
AC and DC characteristics
shift out frequency100 MHz (typical)
Environment and package
PackageSO16
Other
Tamb-40 °C (Min)
VCC2.0 V (Min)

Pinout and package

6.1. Pinning
6.1. Pinning
Package: SO16, TSSOP16, DHVQFN16, DHXQFN16
PinNameFunctionSource
1Q0parallel data output 0
2Q1parallel data output 1
3Q2parallel data output 2
4Q3parallel data output 3
5Q4parallel data output 4
6Q5parallel data output 5
7Q6parallel data output 6
8GNDground (0 V)
9Q7Sserial data output
10MRmaster reset (active LOW)
11SHCPshift register clock input
12STCPstorage register clock input
13OEoutput enable input (active LOW)
14DSserial data input
15Q0parallel data output 0
16VCCsupply voltage

Documents

DatasheetDatasheet · 327.1 KB · 2026-10-26
Open document center

Datasheet-verified content is extracted by AI from the manufacturer datasheet. Click a page number to view the original.