All alternatives

View full report

Technical parameters

Key specs

Logic elements144
I/O count117
Core voltage3 ~ 3.6 VMax 3.6 V (Commercial TA = 0°C to 70°C)

Datasheet-verified parameters

27 items
ParameterValue and test conditionsSource
Macrocells144 macrocells
User I/O pins117 user I/O pins
Supply voltage for internal logic and input buffersMin 3.0 V, Max 3.6 V (Commercial TA = 0°C to 70°C)
Package Type144-pin Thin Quad Flat Pack (TQFP)
Operating Temperature RangeCommercial: TA = 0°C to +70°C
Operating Range GradeC (Commercial)
Pin-to-pin logic delay7.5 ns
Usable gates3,200 usable gates
System frequencyUp to 178 MHz
I/O voltage tolerance5V tolerant I/O pins accept 5V, 3.3V, and 2.5V signals
Supply voltage for output drivers for 3.3V operationMin 3.0 V, Max 3.6 V
Supply voltage for output drivers for 2.5V operationMin 2.3 V, Max 2.7 V
Low-level input voltageMin 0 V, Max 0.80 V
High-level input voltageMin 2.0 V, Max 5.5 V
Output high voltage for 3.3V outputsMin 2.4 V (IOH = -4.0 mA)
Output low voltage for 3.3V outputsMax 0.4 V (IOL = 8.0 mA)
Input leakage currentMax ±10 μA (VCC = Max; VIN = GND or VCC)
I/O capacitanceMax 10 pF (VIN = GND; f = 1.0 MHz)
Operating supply current45 mA (Typical) (Low power mode, active; VIN = GND, No load; f = 1.0 MHz)
Absolute Maximum Rating - Supply voltage-0.5 to 4.0 V
Absolute Maximum Rating - Input voltage-0.5 to 5.5 V
Storage temperature-65 to +150 °C
Junction temperature+150 °C
Data Retention20 Years
Program/Erase Cycles10,000 Cycles
Electrostatic Discharge (ESD)2,000 Volts
Programming temperature rangeTA = 0°C to +70°C
All parameters (9)ExpandCollapse
AC and DC characteristics
Pin-to-Pin Logic Delays5 ns
System Frequencyup to 178 MHz
Environment and package
Package144-pin TQFP
Storage Temperature-65 to +150 °C
Other
Macrocells144
Usable Gates3,200
User I/O Pins117
VCCINT3.0 to 3.6 V
VCCIO3.0 to 3.6 V

Documents

Datasheet-verified content is extracted by AI from the manufacturer datasheet. Click a page number to view the original.